dd-firmware / firmware / App / Modes

ModeInitPOST.c

Clone Tools

Stats

Commits this week: 0
Total Committers: 3
Last Commit: 30 Jan
Commits this week: 0

Lines of code count not available

Commit Activity

Commits By Day In Week
52 week commits volume
Commits By Day In Week
Commits by day
Commits By Day In Week
Commits by hour
Commits By Hour In Day
Commit calendar
 

Most active committers (90 days)

loading
loading
  • last updated a few minutes ago
All Commits Reviews
Constraints
Constraints: committers
 
Constraints: files
Constraints: dates
Friday 09 Jan
10:07 am

Dara Navaei

Bamboo Commit: Updated the Copyright section and replaced tabs with 4 spaces

Options
    • -1
    • +1
    ./ModeInitPOST.c
  2. … 121 more files in changeset.
Friday 05 Dec 2025
1:26 pm

Dara Navaei

Bamboo Commit: Updated the Copyright section and replaced tabs with 4 spaces

Options
    • -3
    • +3
    ./ModeInitPOST.c
  2. … 121 more files in changeset.
Tuesday 04 Feb 2025
11:39 am

Vinayakam Mani

Monday 03 Feb 2025
10:58 am

Michael Garthwaite

Thursday 30 Jan 2025
10:23 am

Sean Nash

Wednesday 29 Jan 2025
5:46 pm

Vinayakam Mani

Done

Done

5:45 pm

Vinayakam Mani

Done.

Done.

5:29 pm

Vinayakam Mani

Done.

Done.

1:30 pm

Sean Nash

Add a blank line between function and end group marker.

Add a blank line between function and end group marker.

1:24 pm

Sean Nash

I guess my point was about more than the comment. Can we test the default case in vectorcast? I think we can and so we should remove the #ifndef.

I guess my point was about more than the comment. Can we test the default case in vectorcast? I think we can and so we should remove the #ifndef.

Tuesday 28 Jan 2025
5:10 pm

Vinayakam Mani

Done.

Done.

5:01 pm

Vinayakam Mani

Done.

Done.

4:53 pm

Vinayakam Mani

Done.

Done.

4:52 pm

Vinayakam Mani

This is unused for now. Initially we assumed floater has two outputs (floater 1 and floater 2) and created these routines. may be removed once FPGA cleanup is done.

This is unused for now. Initially we assumed floater has two outputs (floater 1 and floater 2) and created these routines. may be removed once FPGA cleanup is done.

4:48 pm

Vinayakam Mani

Done.

Done.

4:41 pm

Vinayakam Mani

Done.

Done.

4:35 pm

Vinayakam Mani

Reserved.

Reserved.

4:33 pm

Vinayakam Mani

Yeap. will remove once we identify the UF pumps.

Yeap. will remove once we identify the UF pumps.

4:32 pm

Vinayakam Mani

Done

Done

4:29 pm

Vinayakam Mani

Done.

Done.

4:27 pm

Vinayakam Mani

Done.

Done.

4:26 pm

Vinayakam Mani

Done.

Done.

4:24 pm

Vinayakam Mani

Done.

Done.

4:14 pm

Vinayakam Mani

Done

Done

4:14 pm

Vinayakam Mani

Done

Done

3:50 pm

Vinayakam Mani

Done.

Done.

3:45 pm

Vinayakam Mani

Removed.

Removed.

3:45 pm

Vinayakam Mani

Done.

Done.

3:30 pm

Vinayakam Mani

Same as above.

Same as above.

3:30 pm

Vinayakam Mani

This request is to switch balancing chamber without pressure/dosing/heater/pumping functionality. the use case for now is to do manual priming process. Will reevaluate further as we develop more us...

This request is to switch balancing chamber without pressure/dosing/heater/pumping functionality. the use case for now is to do manual priming process. Will reevaluate further as we develop more use cases.