Testcase Management Report
Configuration Data
| Environment Name | FPGA |
|---|
| Date of Report Creation | 22 NOV 2019 |
|---|
| Time of Report Creation | 7:58:22 AM |
|---|
| Testcases |
52 / 52 PASS |
| Expecteds |
469 / 469 PASS |
| Control Flow |
9 / 9 PASS |
| Statement Coverage |
265 / 265 (100%) |
| Branch Coverage |
113 / 113 (100%) |
| Pairs Coverage |
20 / 20 (100%) |
| Unit | Subprogram | Test Cases | Execution Date and Time | Pass/Fail |
| FPGA | initFPGA | NominalPath | 22 NOV 2019 7:44:48 AM | PASS 116 / 116 |
| | resetFPGACommFlags | NominalPath | 22 NOV 2019 7:44:48 AM | PASS 7 / 7 |
| | signalFPGAReceiptCompleted | BulkWriteAndReadInProgressAfterWrite | 22 NOV 2019 7:44:48 AM | PASS 11 / 11 |
| | | NothingInProgress | 22 NOV 2019 7:44:48 AM | PASS 7 / 7 |
| | | ReadCmdInProgress | 22 NOV 2019 7:44:48 AM | PASS 7 / 7 |
| | | WriteCmdInProgress | 22 NOV 2019 7:44:48 AM | PASS 7 / 7 |
| | signalFPGATransmitCompleted | NominalPath | 22 NOV 2019 7:44:48 AM | PASS 7 / 7 |
| | execFPGAIn | CommErrorTooManyRetries | 22 NOV 2019 7:44:48 AM | PASS 9 / 9 |
| | | FailedState | 22 NOV 2019 7:44:49 AM | PASS 8 / 8 |
| | | InvalidState | 22 NOV 2019 7:53:38 AM | PASS 9 / 9 |
| | | OutgoingState | 22 NOV 2019 7:44:49 AM | PASS 8 / 8 |
| | | RcvAllSensorsState | 22 NOV 2019 7:44:49 AM | PASS 13 / 13 |
| | | RcvHeaderState | 22 NOV 2019 7:44:49 AM | PASS 14 / 14 |
| | | StartState | 22 NOV 2019 7:44:49 AM | PASS 8 / 8 |
| | execFPGAOut | FailedState | 22 NOV 2019 7:44:49 AM | PASS 1 / 1 |
| | | IncomingState | 22 NOV 2019 7:44:50 AM | PASS 1 / 1 |
| | | InvalidState | 22 NOV 2019 7:53:57 AM | PASS 2 / 2 |
| | | ReadHeaderState | 22 NOV 2019 7:44:50 AM | PASS 19 / 19 |
| | | WriteAllActuatorsState | 22 NOV 2019 7:44:50 AM | PASS 18 / 18 |
| | handleFPGAReadHeaderState | NominalCase | 22 NOV 2019 7:44:50 AM | PASS 13 / 13 |
| | handleFPGAReceiveHeaderState | BadCRC | 22 NOV 2019 7:44:50 AM | PASS 9 / 9 |
| | | NAKResponse | 22 NOV 2019 7:44:50 AM | PASS 8 / 8 |
| | | NoResponseReceived | 22 NOV 2019 7:44:51 AM | PASS 8 / 8 |
| | | NominalCase | 22 NOV 2019 7:44:51 AM | PASS 9 / 9 |
| | handleFPGAWriteAllActuatorsState | NominalPath | 22 NOV 2019 7:44:51 AM | PASS 25 / 25 |
| | handleFPGAReceiveAllSensorsState | BadCRC | 22 NOV 2019 7:50:43 AM | PASS 6 / 6 |
| | | NAKResponse | 22 NOV 2019 7:44:51 AM | PASS 5 / 5 |
| | | NoResponseReceived | 22 NOV 2019 7:44:51 AM | PASS 5 / 5 |
| | | NoWriteResponseReceived | 22 NOV 2019 7:44:51 AM | PASS 5 / 5 |
| | | NominalPath | 22 NOV 2019 7:52:30 AM | PASS 5 / 5 |
| | execFPGATest | TestFailed | 22 NOV 2019 7:46:19 AM | PASS 4 / 4 |
| | | TestPassed | 22 NOV 2019 7:44:52 AM | PASS 1 / 1 |
| | setupDMAForWriteCmd | LengthTooLarge | 22 NOV 2019 7:44:52 AM | PASS 1 / 1 |
| | | NominalPath | 22 NOV 2019 7:44:52 AM | PASS 1 / 1 |
| | startDMAWriteCmd | NominalPath | 22 NOV 2019 7:44:52 AM | PASS 20 / 20 |
| | setupDMAForWriteResp | LengthTooLarge | 22 NOV 2019 7:44:52 AM | PASS 1 / 1 |
| | | NominalPath | 22 NOV 2019 7:44:52 AM | PASS 1 / 1 |
| | startDMAReceiptOfWriteResp | NominalPath | 22 NOV 2019 7:44:53 AM | PASS 20 / 20 |
| | setupDMAForReadCmd | LengthTooLarge | 22 NOV 2019 7:44:53 AM | PASS 1 / 1 |
| | | NominalPath | 22 NOV 2019 7:44:53 AM | PASS 1 / 1 |
| | startDMAReadCmd | NominalPath | 22 NOV 2019 7:44:53 AM | PASS 20 / 20 |
| | setupDMAForReadResp | LengthTooLarge | 22 NOV 2019 7:44:53 AM | PASS 1 / 1 |
| | | NominalPath | 22 NOV 2019 7:44:53 AM | PASS 1 / 1 |
| | startDMAReceiptOfReadResp | NominalPath | 22 NOV 2019 7:44:53 AM | PASS 20 / 20 |
| | getFPGAId | NominalPath | 22 NOV 2019 7:44:54 AM | PASS 1 / 1 |
| | getFPGARev | NominalPath | 22 NOV 2019 7:44:54 AM | PASS 1 / 1 |
| | getFPGAStatus | NominalPath | 22 NOV 2019 7:44:54 AM | PASS 1 / 1 |
| | setFPGAControl | NominalPath | 22 NOV 2019 7:44:54 AM | PASS 1 / 1 |
| | getFPGABloodFlow | getFPGABloodFlow_NominalPath | 22 NOV 2019 7:57:41 AM | PASS 1 / 1 |
| | getFPGADialysateFlow | getFPGADialysateFlow_NominalPath | 22 NOV 2019 7:58:13 AM | PASS 1 / 1 |
| | consumeUnexpectedData | DataBytePending | 22 NOV 2019 7:44:54 AM | PASS |
| | | NoData | 22 NOV 2019 7:44:54 AM | PASS |
| TOTALS | 26 | 52 | | PASS 52 / 52 |
|---|
Statement+MC/DC
| Unit | Subprogram | Complexity | Statements | Branches | Pairs |
| FPGA | initFPGA | 1 | 79 / 79 (100%) | 1 / 1 (100%) | |
| | resetFPGACommFlags | 1 | 7 / 7 (100%) | 1 / 1 (100%) | |
| | signalFPGAReceiptCompleted | 4 | 12 / 12 (100%) | 13 / 13 (100%) | 3 / 3 (100%) |
| | signalFPGATransmitCompleted | 1 | 1 / 1 (100%) | 1 / 1 (100%) | |
| | execFPGAIn | 7 | 22 / 22 (100%) | 14 / 14 (100%) | 2 / 2 (100%) |
| | execFPGAOut | 5 | 17 / 17 (100%) | 9 / 9 (100%) | 1 / 1 (100%) |
| | handleFPGAReadHeaderState | 1 | 14 / 14 (100%) | 1 / 1 (100%) | |
| | handleFPGAReceiveHeaderState | 4 | 15 / 15 (100%) | 13 / 13 (100%) | 3 / 3 (100%) |
| | handleFPGAWriteAllActuatorsState | 1 | 25 / 25 (100%) | 1 / 1 (100%) | |
| | handleFPGAReceiveAllSensorsState | 5 | 17 / 17 (100%) | 19 / 19 (100%) | 5 / 5 (100%) |
| | execFPGATest | 2 | 7 / 7 (100%) | 5 / 5 (100%) | 1 / 1 (100%) |
| | setupDMAForWriteCmd | 2 | 7 / 7 (100%) | 5 / 5 (100%) | 1 / 1 (100%) |
| | startDMAWriteCmd | 1 | 3 / 3 (100%) | 1 / 1 (100%) | |
| | setupDMAForWriteResp | 2 | 7 / 7 (100%) | 5 / 5 (100%) | 1 / 1 (100%) |
| | startDMAReceiptOfWriteResp | 1 | 3 / 3 (100%) | 1 / 1 (100%) | |
| | setupDMAForReadCmd | 2 | 7 / 7 (100%) | 5 / 5 (100%) | 1 / 1 (100%) |
| | startDMAReadCmd | 1 | 3 / 3 (100%) | 1 / 1 (100%) | |
| | setupDMAForReadResp | 2 | 7 / 7 (100%) | 5 / 5 (100%) | 1 / 1 (100%) |
| | startDMAReceiptOfReadResp | 1 | 3 / 3 (100%) | 1 / 1 (100%) | |
| | getFPGAId | 1 | 1 / 1 (100%) | 1 / 1 (100%) | |
| | getFPGARev | 1 | 1 / 1 (100%) | 1 / 1 (100%) | |
| | getFPGAStatus | 1 | 1 / 1 (100%) | 1 / 1 (100%) | |
| | setFPGAControl | 1 | 1 / 1 (100%) | 1 / 1 (100%) | |
| | getFPGABloodFlow | 1 | 1 / 1 (100%) | 1 / 1 (100%) | |
| | getFPGADialysateFlow | 1 | 1 / 1 (100%) | 1 / 1 (100%) | |
| | consumeUnexpectedData | 2 | 3 / 3 (100%) | 5 / 5 (100%) | 1 / 1 (100%) |
| TOTALS | 26 | 52 | 265 / 265 (100%) | 113 / 113 (100%) | 20 / 20 (100%) |
| GRAND TOTALS | 26 | 52 | 265 / 265 (100%) | 113 / 113 (100%) | 20 / 20 (100%) |
