Lines of code count not available
Done.
RESOLVED in CODE WALKTHROUGH.
Fixed.
FPGA only debounces for 50ms. I added code to debounce for a longer period of time.
HD does not have any caps.
I merged staging and uncommented the function.
Got a suggestion or an issue? Discuss it on the Atlassian Community or visit Atlassian Support for other options.