Lines of code count not available
RO and DD will be via FPGA, but otherwise should be handled the same (e.g. same pins). Let's consider this later.
Ok. Will check and update in next versions.
Done.
Got a suggestion or an issue? Discuss it on the Atlassian Community or visit Atlassian Support for other options.